Indexed by:
Abstract:
存储访问延迟一直是制约计算机系统整体性能的瓶颈,多核处理器的出现使“存储墙”问题更加严重.预取技术可以隐藏存储访问延迟,因此基于多核处理器的预取技术最近成为学术界研究的热点.研究了目前较为新颖的多核处理器预取技术Future execution,然后针对其缺陷提出改进,即提出了FE-Runahead架构,其减少了二级Cache访问缺失,提高了二级Cache命中率.实验结果表明,改进后的预取架构的二级Cache命中率提高了约9%,相对执行时间减少了8%.
Keyword:
Reprint Author's Address:
Email:
Source :
计算机科学
ISSN: 1002-137X
Year: 2012
Issue: z2
Volume: 39
Page: 48-50,64
Cited Count:
WoS CC Cited Count: 0
SCOPUS Cited Count:
ESI Highly Cited Papers on the List: 0 Unfold All
WanFang Cited Count: 1
Chinese Cited Count:
30 Days PV: 10
Affiliated Colleges: