Indexed by:
Abstract:
本文给出了UTMI的结构框图,描述了UTMI的主要信号,提出了模块的设计思路并用硬件描述语言Verilog HDL实现了模块的编码及功能仿真.
Keyword:
Reprint Author's Address:
Email:
Source :
仪器仪表用户
ISSN: 1671-1041
Year: 2006
Issue: 3
Volume: 13
Page: 85-86
Cited Count:
WoS CC Cited Count: 0
SCOPUS Cited Count:
ESI Highly Cited Papers on the List: 0 Unfold All
WanFang Cited Count: 4
Chinese Cited Count:
30 Days PV: 10
Affiliated Colleges: