Indexed by:
Abstract:
As the number of cores on CMP increases, the size of an on-chip cache increases and it consumes more and more power of the whole system. So low-power oriented design has become an inevitable trend. However currently most of the partitioning strategies are aimed at throughput or fairness, ignore the power consumption. In order to reduce system power consumption, a new low-power-oriented hybrid partitioning (LPHP) strategy for shared cache is proposed in this paper. Due to the program locality principle, it uses both private and shared resource-allocation methods to implement the partitioning strategy by combining the two threads whose access appears large difference into one partitioning unit at run-time. Then when running the same application, some of the cache columns can be closed within the performance degradation threshold (PDT).
Keyword:
Reprint Author's Address:
Source :
2012 INTERNATIONAL CONFERENCE ON INDUSTRIAL CONTROL AND ELECTRONICS ENGINEERING (ICICEE)
Year: 2012
Page: 369-372
Language: English
Cited Count:
WoS CC Cited Count: 1
SCOPUS Cited Count: 1
ESI Highly Cited Papers on the List: 0 Unfold All
WanFang Cited Count:
Chinese Cited Count:
30 Days PV: 6
Affiliated Colleges: