Indexed by:
Abstract:
This paper introduces a dedicated processor architecture, called MEGACORE, which leverages vector technology to enhance tracking performance in Visual Simultaneous Localization and Mapping (VSLAM) systems. By harnessing the inherent parallelism of vector processing and incorporating a floating point unit (FPU), MEGACORE achieves significant acceleration in the tracking task of VSLAM. Through careful optimizations, we achieved notable improvements compared to the baseline design. Our optimizations resulted in a 14.9% reduction in the area parameter and a 4.4% reduction in power consumption. Furthermore, by conducting application benchmarks, we determined that the average speedup ratio across all stages of the tracking process is 3.25. These findings highlight the effectiveness of MEGACORE in improving the efficiency and performance of VSLAM systems, making it a promising solution for real-world implementations in embedded systems. IEEE
Keyword:
Reprint Author's Address:
Email:
Source :
IEEE Embedded Systems Letters
ISSN: 1943-0663
Year: 2023
Issue: 4
Volume: 15
Page: 1-1
Cited Count:
WoS CC Cited Count: 0
SCOPUS Cited Count: 4
ESI Highly Cited Papers on the List: 0 Unfold All
WanFang Cited Count:
Chinese Cited Count:
30 Days PV: 9
Affiliated Colleges: