This　paper　proposes　a　hardware　error　checking　approach　(CCRC)　by　using　redundancy　core　for　multiprocessor　system-on-chip　(MPSoC)　and　describes　several　main　error　detection　methods　based　on　Software-Implemented　Hardware　Fault　Tolerance　(SHIF)　idea　proposed　in　literatures.　The　CCRC　approach　insert　some　error　detection　code　in　high　level　code,　detect　the　existing　of　redundancy　core　in　MPSoC,　then　complete　the　calculation　of　detection　code　in　redundancy　core.　The　author　compares　the　CCRC　approach　with　several　main　error　detection　methods　on　error　detection　capabilities,　area,　memory　and　performance　overheads　in　an　experiment　platform.　The　result　of　comparative　evaluation　shows　that　the　CCRC　approach　is　effective　for　MPSoC,　taking　some　advantages　in　versatility　and　lower　cost.　©　2013　SERSC.