Physical design of YAK SoC by using an efficient clock tree synthesis method - Details

Author：

Pan, Jing (Pan, Jing.) | Hou, Ligang (Hou, Ligang.) | Chang, Da (Chang, Da.) | Peng, Xiaohong (Peng, Xiaohong.) | Wu, Wuchen (Wu, Wuchen.) (Scholars：吴武臣)

Indexed by：

EI Scopus

Abstract：

With　the　rapid　development　of　deep　submicron　(DSM)　VLSI　circuit　design,　many　issues　such　as　time　closure　and　power　consumption　are　making　the　physical　design　more　and　more　challenging.　This　paper　proposes　a　method　aiding　in　low　clock　skew　which　is　applicable　to　the　clock　tree　synthesis　(CTS)　design　flow.　The　method　works　by　breaking　up　the　original　clock　root　into　several　pseudo　clock　sources　at　the　gate　level.　The　method　has　been　used　in　the　physical　design　of　YAK　SoC　chip　and　achieves　good　results.　©　2011　IEEE.

Keyword：

Integrated circuit design Programmable logic controllers System-on-chip Clock distribution networks Electric clocks Forestry

Author Community：

[ 1 ] [Pan, Jing]VLSI and System Laboratory, Beijing University of Technology, Beijing, China
[ 2 ] [Hou, Ligang]VLSI and System Laboratory, Beijing University of Technology, Beijing, China
[ 3 ] [Chang, Da]VLSI and System Laboratory, Beijing University of Technology, Beijing, China
[ 4 ] [Peng, Xiaohong]VLSI and System Laboratory, Beijing University of Technology, Beijing, China
[ 5 ] [Wu, Wuchen]VLSI and System Laboratory, Beijing University of Technology, Beijing, China

Reprint Author's Address：

Email：

pj880527@emails.bjut.edu.cn

Show more details

Related Keywords：

Analysis and design of double nesting gain boosted amplifier in 14 bits 50 MS/S pipeline ADC
2014，2014 12th IEEE International Conference on Solid-State and Integrated Circuit Technology, ICSICT 2014
UART integration in OR1200 based SOC design
2010，
The study of SoC architecture design based on 32-bit embedded RISC processor
2012，2nd International Conference on Intelligent Systems Design and Engineering Applications, ISDEA 2012
Multiprocessor system-on-chip design with fuzzy dynamic scheduling for parallel video processing
2011，2011 10th IEEE/ACIS International Conference on Computer and Information Science, ICIS 2011

Source ：

Year： 2011

Page： 598-601

Language： English

Cited Count：

WoS CC Cited Count：

SCOPUS Cited Count：

ESI Highly Cited Papers on the List： 0 Unfold All

WanFang Cited Count：

Chinese Cited Count：

30 Days PV： 10

Affiliated Colleges：

信息科学技术学院本学院/部未明确归属的数据

Get Fulltext

DOI Library Discovery Baidu Scholar Search Engineering Village

Type
Departments

All Years Choose Year From to